

BME 202 Electronics

Lecture 5 : BJT – DC Biasing – Part 1

Outline



- •DC levels for basic BJT configurations
- Saturation and cutoff conditions
- •Load-line analysis for basic BJT configurations
- •Design process for BJT amplifiers
- Transistor swithcing networks



Biasing: Applying DC voltages to a transistor in order to turn it on so that it can amplify AC signals.

Any increase in AC voltage, current, or power is the result of a transfer of energy from the applied DC supplies

$$V_{BE} \cong 0.7V$$

 $I_E = (\beta + 1)I_B \cong I_C$
 $I_C = \beta I_B$

Biasing and Q-Point



The DC input establishes an operating or *quiescent point* called the *Q-point*.

Q-point selection?

- •Small-signal amplification operation
- •Power amplifier

Other Factors

- •Temperature stability
- •Stability factor



Active or Linear Region Operation

- Base–Emitter junction is forward biased
- Base–Collector junction is reverse biased

Cutoff Region Operation

• Base–Emitter junction is reverse biased

Saturation Region Operation

- Base–Emitter junction is forward biased
- Base–Collector junction is forward biased

DC Biasing Circuits

- •Fixed-bias configuration
- Emitter bias configuration
- Voltage divider bias configuration
- Collector feedback configuration
- Common-base configuration
- Miscellaneous bias configurations



Fixed Bias









The Base-Emitter Loop



From KVL:

$$+V_{CC}-I_BR_B-V_{BE} = 0$$

Solving for base current:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$





The Collector-Emitter Loop



Collector current:

$$I_{C} = \beta I_{E}$$

From KVL:

$$V_{CE} = V_{CC} - I_C R_C$$

Example







Saturation

When the transistor is operating in *saturation*, current through the transistor is at its *maximum* possible value.

$$I_{Csat} = \frac{V_{CC}}{R_C} \quad V_{CE} \cong 0 \ V$$



Fixed Bias



Load-Line Analysis

The load line end points are:

$$V_{CE} = V_{CC} / R_C$$

$$V_{CE} = 0 \text{ V}$$

$$V_{CE} = V_{CC}$$

$$I_C = 0 \text{ mA}$$



The *Q*-point is the operating point where the value of R_B sets the value of I_B that controls the values of V_{CE} and I_C .

Example







Adding a resistor (R_E) to the emitter circuit stabilizes the bias circuit. \rightarrow its response will change less due to undesirable changes in temperature and other parameters.



Emitter Bias Circuit



Base-Emitter Loop

From KVL:

$$+V_{CC}-I_BR_B-V_{BE}-I_ER_E = 0$$

Since $I_E = (\beta + 1)I_B$:

$$V_{CC} - V_{BE} - (\beta + 1)I_B R_E = 0$$

Solving for I_B :

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$



Effect of R_E

$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{B} + (\beta + 1)R_{E}}$$

 R_E is reflected back to input base current by a factor $(\beta + 1)$

$$R_i = (\beta + 1)R_E$$





Emitter Bias Circuit



Collector-Emitter Loop

From KVL:

$$I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0$$

Since $I_E \cong I_C$:

$$V_{CE} \;=\; V_{CC} - I_C (R_C \;+\; R_E \,)$$

and:

$$V_E = I_E R_E$$

$$V_C = V_{CE} + V_E = V_{CC} - I_C R_C$$

$$V_B = V_{CC} - I_R R_B = V_{BE} + V_E$$



Example



For the following circuit, determine IB, Ic, VCE, VC, VE, VB, VBC I) 20V - (430W2)IB - VBE - (BH)RE IB ## = 0 430LR 3 IB (430WR + (51)(WR)) = 20V-0.7V $I_{B} = \frac{19.3V}{481 \text{ LL}} = \frac{40.1MA}{481 \text{ LL}} \implies I_{c} = \beta I_{B} = 50.(a 1/A) = \frac{2.01MA}{2}$ $I)_{20} V - (2kR) I_{c} - V_{ce} - (1kR) I_{c} = 0$ $\eta^{2,0} V_{r} \cdot V_{ce} = 20V - I_{c} (3kR) = 13.97V$ I T Vc= 20v-(2402)Ic= 20v-4.02V = 15.78V VE = 16/2 = (2.01 ma)(602) = 2.012 VB = VE + VBE 22.01V+ 0.7V = 2.71V VRC = VB - VC = 271V - 15.98V = - 13.27V



Improved Biased Stability

Stability refers to a condition in which the currents and voltages remain fairly constant over a wide range of temperatures and transistor Beta (β) values.

Adding R_E to the emitter improves the stability of a transistor.

Example: change β from 50 to 100 and compare with fixed bias.

Fixed-Bias

Emi	itter-	Bias
		Dias

β	I _B (μΑ)	I _C (mA)	V _{CE} (V)
50	47.08	2.35	6.83
100	47.08	4.71	1.64

β	I _B (μΑ)	I _c (mA)	V _{CE} (V)
50	40.1	2.01	13.97
100	36.3	3.63	9.11

Voltage Divider Bias





The currents and voltages are nearly independent of any variations in β .

A very stable bias circuit.



Voltage Divider Bias Exact Analysis





Example



Determine Vice and Ic for the following cruit: Fight interest \$ KOUT KOMP 33W 3330 100 000 000 RTH 1000 1 R=100 3.962 31.562 590 The 1.562 Tope IONE BELOD LONF 1 $R_{TH} = R_1 ||R_2 = (39 wr) 0 (3 - wr) = 3.55 wr)$ $E_{TH} = \frac{R_2 V_{cc}}{(R_1 + R_2)} = \frac{(3.94n)(22v)}{(394n + 3.94n)} = 2v^{-1}$ $\frac{J_{B}}{J_{B}} = \frac{E_{T_{h}} - V_{BE}}{R_{T_{h}} + (P_{+})R_{E}} = \frac{2V - 0.7V}{(3.55W) + (101)(1.5W2)} = \frac{1.3V}{(3.55W) + (151.5W)}$ = 8.38 pA Vcs = Vcc - Ic (Rc+RE) = 22V - 084mA (10W2+15W2) Ic = BIB = 100. (8.38 MA) = 12.341 = 0.84 mA

Voltage Divider Bias Approximate Analysis



$$I_B << I_1 \text{ and } I_1 \cong I_2$$

 $V_B = \frac{R_2 V_{CC}}{R_1 + R_2}$
 $\beta R_E > 10R_2$:
 $I_E = \frac{V_E}{R_E}$

$$V_E = V_B - V_{BE}$$

using Kirchhoff's voltage law:

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$
$$I_E \cong I_C$$
$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$



Example







Transistor Saturation Level



$$I_{Csat} = I_{Cmax} = \frac{V_{CC}}{R_C + R_E}$$

Load Line Analysis

Cutoff

$$V_{CE} = V_{CC}$$
$$I_C = 0 mA$$

Saturation

$$I_{C} = \frac{V_{CC}}{R_{C} + R_{E}}$$
$$V_{CE} = 0 V$$

DC Biasing Configurations

- •Fixed-bias configuration
- Emitter bias configuration
- Voltage divider bias configuration
- Collector feedback configuration
- Common-base configuration
- Miscellaneous bias configurations





Summary