

#### **BME 202 Electronics**

#### Lecture 6: BJT – DC Biasing – Part 2

## Outline



- DC levels for basic BJT configurations
- Saturation and cutoff conditions
- Load-line analysis for basic BJT configurations
- Design process for BJT amplifiers
- Transistor swithcing networks

# **DC Biasing Circuits**





- Emitter bias configuration
- Voltage divider bias configuration
- Collector feedback configuration
- Common-base configuration
- Miscellaneous bias configurations





Another way to improve the stability of a bias circuit is to add a feedback path from collector to base.

In this bias circuit the Q-point is slightly dependent on the transistor beta,  $\beta$ .





From KVL

$$V_{CC} - I_C' R_C - I_B R_F - V_{BE} - I_E R_E = 0$$

$$I_B << I_C \qquad I'_C = I_C + I_B \cong I_C$$

Having  $I_C = \beta I_B$  and  $I_E \cong I_C$ , the loop equation becomes:

$$V_{CC} - \beta I_B R_C - I_B R_F - V_{BE} - \beta I_B R_E = 0$$

Solving for  $I_B$ :  $I_B = \frac{V_{CC} - V_{BE}}{R_F + \beta(R_C + R_E)}$ 







#### **Collector-Emitter Loop**

Applying KVL:  $I_E + VCE + I'_CR_C - VCC = 0$ Since  $I'_C \cong I_C$  and  $I_C = \beta I_B$ :  $I_C(R_C + R_E) + V_{CE} - V_{CC} = 0$ Solving for  $V_{CE}$ :

 $V_{CE} = V_{CC} - I_C (R_C + R_E)$ 

Telle 1 Tel

Exactly the same as voltage divider bias

# Examples





### **Emitter-Follower**





#### **Common-Base Configuration**





## **Miscellaneous Bias Configurations**



For the network given below , IKUL: Ic = Ie=BIB - Determine Ica and VCEQ - Find VB, Vc, VE and VBC 20V-(4.762)BIB -(68062)IB -VBE = 0 Relicie 4.742 Jour Bour 112 C2  $I_{B} = \frac{20V - 0.7V}{(B(4.7WR) + 680WR)} = \frac{19.3V}{1.244MR} = \frac{15.51MR}{1.244MR}$ v.  $J_{cq} = \beta I_{B} = \frac{1.86 \text{ mA}}{1.86 \text{ mA}}$ I KVL : Ie = Ie 20v - (4.742)Ic - VcEa = 0 VCEQ = 20V - (1.86mA) (4.76M) = [11.26V] VB = VBE = 0.7V. Vc = Vce = 1.26~  $V_{BE} = V_{B} - V_{C} = 0, 3V - 11.26V = \left[-10.56V\right]$ 

## **Miscellaneous Bias Configurations**



Determine Vc and VB for the network given below: R 31.21AC2 I.KVL (-100m2) IB - VBE +9V = 0  $\overline{J}_{B} = \frac{q_{V-0} + v}{100 + R} = \frac{83 \mu A}{100 + R}$  $I_{c} = \beta^{Z} B = \frac{3.735}{2} M^{A}$ 0- (1.242) Ic - VcEa +9V=0 VCER = 9V-(1.242) (3.735mA) = 4.52V  $V_{c} = -I_{c}R_{c} = -4.48V$ VB = - JBRB = -8.3V1

Vcc



Given the device characteristics given below and the fixed bias configuration, determine  $V_{cc}$ ,  $R_B$ , and  $R_c$ :  $I_{c}(mA)$  Fram the load line : Nec = 20V / $<math>I_B = 40^{MA}$   $I_c = \frac{V_{cc}}{R_c} /$  $<math>V_{ce} = 0V$ 

40mA



#### Cascaded Systems

- The output of one amplifier is the input to the next amplifier
- The overall voltage gain is determined by the product of gains of the individual stages
- The DC bias circuits are isolated from each other by the coupling capacitors
- The DC calculations are independent of the cascading
- The AC calculations for gain and impedance are interdependent

## **Darlington Connection**





The Darlington circuit provides very high current gain, equal to the product of the individual current gains:

$$\beta_D = \beta_1 \beta_2$$

The practical significance is that the circuit provides a very high input impedance.

# **DC Bias of Darlington Circuits**



Base current:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + \beta_D R_E}$$

Emitter current:

$$I_E = (\beta_D + 1)I_B \cong \beta_D I_B$$

Emitter voltage:

 $V_E = I_E R_E$ 

Base voltage:

 $V_B = V_E + V_{BE}$ 



# Feedback Pair



This is a two-transistor circuit that operates like a Darlington pair, but it is not a Darlington pair.



It has similar characteristics:

- High current gain
- Voltage gain near unity
- Low output impedance
- High input impedance

The difference is that a Darlington uses a pair of like transistors, whereas the feedback-pair configuration uses complementary transistors.

#### **Current Mirrors**





Current mirror circuits provide constant current in integrated circuits.

#### **Current Source Circuits**



Constant-current sources can be built using FETs, BJTs, and combinations of these devices.





The analysis for *pnp* transistor biasing circuits is the same as that for *npn* transistor circuits. The only difference is that the currents are flowing in the opposite direction.