# EE-202 Electronics-I-Chapter 12: JFET DC Biasing Circuits

# **Common FET Biasing Circuits**

#### **JFET**

- Fixed Bias
- Self-Bias
- Voltage-Divider Bias

#### **Depletion-Type MOSFET**

- •Self-Bias
- •Voltage-Divider Bias

#### **Enhancement-Type MOSFET**

- •Feedback Configuration
- •Voltage-Divider Bias

# General Relationships

#### For all FETs:

$$I_G \cong 0A$$

$$I_D = I_S$$

#### For JFETS and depletion-type MOSFETs:

$$I_{D} = I_{DSS} \left( 1 - \frac{V_{GS}}{V_{P}} \right)^{2}$$

#### For enhancement-type MOSFETs:

$$I_{D} = k(V_{GS} - V_{T})^{2}$$


### **JFETs**

#### JFETs are different from BJTs as;


- Nonlinear relationship between input  $(V_{GS})$  and output  $(I_D)$
- JFETs , voltage controlled BJTs, current controlled devices

# **Fixed-Bias Configuration**

$$\begin{split} &V_{DS} = V_{DD} - I_D R_D \\ &V_S = 0 V \\ &V_C = V_{DS} \\ &V = V_{GS} \\ &V_{GS} = - V_{GG} \end{split}$$




# **Self-Bias Configuration**



## **Self-Bias Calculations**

$$V_{GS} = -I_D R_S$$


$$\begin{split} &\mathbf{V}_{DS} = \mathbf{V}_{DD} - \mathbf{I}_{D}(\mathbf{R}_{S} + \mathbf{R}_{D}) \\ &\mathbf{V}_{S} = \mathbf{I}_{D}\mathbf{R}_{S} \\ &\mathbf{V}_{D} = \mathbf{V}_{DS} + \mathbf{V}_{S} = \mathbf{V}_{DD} - \mathbf{V}_{RD} \end{split}$$



# **Voltage-Divider Bias**

$$I_G = 0A$$

-In BJTs,  $I_B$  affected  $I_C$  -in FETs,  $\,V_{GS}\,$  controls  $I_D.$ 



## **Voltage-Divider Bias Calculations**

 $V_G$  is calculated by the voltage divider resistor  $R_2$ :

$$V_{G} = \frac{R_2 V_{DD}}{R_1 + R_2}$$

By using Kirchhoff's Law:

$$V_{GS} = V_G - I_D R_S$$

By using Q-point values, the other variables in the voltage-divider bias circuit can be calculated as;

$$\begin{split} \mathbf{V_{DS}} &= \mathbf{V_{DD}} - \mathbf{I_D}(\mathbf{R_D} + \mathbf{R_S}) \\ \mathbf{V_D} &= \mathbf{V_{DD}} - \mathbf{I_D}\mathbf{R_D} \\ \mathbf{V_S} &= \mathbf{I_D}\mathbf{R_S} \end{split}$$

$$I_{R1} = I_{R2} = \frac{V_{DD}}{R_1 + R_2}$$

